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Abstract 
We employ an advanced three-dimensional (3D) electro-thermal simulator to explore the physics 
and potential of oxide-based resistive random-access memory (RRAM) cells. The physical 
simulation model has been developed recently, and couples a kinetic Monte Carlo study of electron 
and ionic transport to the self-heating phenomenon while accounting carefully for the physics of 
vacancy generation and recombination, and trapping mechanisms. The simulation framework 
successfully captures resistance switching, including the electroforming, set and reset processes, 
by modeling the dynamics of conductive filaments in the 3D space. This work focuses on the 
promising yet less studied RRAM structures based on silicon-rich silica (SiOx) RRAMs. We 
explain the intrinsic nature of resistance switching of the SiOx layer, analyze the effect of self-
heating on device performance, highlight the role of the initial vacancy distributions acting as 
precursors for switching, and also stress the importance of using 3D physics-based models to 
capture accurately the switching processes. The simulation work is backed by experimental 
studies. The simulator is useful for improving our understanding of the little-known physics of 
SiOx resistive memory devices, as well as other oxide-based RRAM systems (e.g. transition metal 
oxide RRAMs), offering design and optimization capabilities with regard to the reliability and 
variability of memory cells. 
 
 
 
1. INTRODUCTION 
Resistive random-access memories (RRAMs) are promising nonvolatile memory based devices. 
They have attracted considerable attention in the last 10 years [1]–[15]. The 2010 International 
Technology Roadmap for Semiconductors (ITRS) report on emerging devices details the 
incentives for developing RRAM device technologies, namely reduced power dissipation and cost-
per-bit, increased endurance, and suitability for chip incorporation as 3D crossbar arrangements. 
RRAMs are suitable for a multitude of technological applications, including neuromorphic 
computing [16] and neural networks [17], [18]. 
RRAMs are often linked with the concept of memristors. The concept of a memristor was 
suggested in the 1970’s [19], but it was only in 2008 that one of the first links between the 
theoretical framework and experiments was demonstrated, by using e.g. titanium dioxide (TiO2) 
[13]. Several RRAM technologies are nowadays under investigation. In this context, oxide-based 
RRAMs represent one of the most studied devices; materials of interest include metal oxides [13], 
such as TiOx and HfOx, and SiOx [1], [20], [21]. There is also a huge interest in RRAMs based on 
phase-change materials, such as perovskite materials, Ge sulphide and selenide, and chalcogenides 
[10], [22], [23]. Particularly, chalcogenide-based RRAMs [22], [23] show a great potential in 
applications based on the Programmable Metallization Cell (PMC) technology platform. 
Moreover, there is an increasing interest in less known memristor structures, e.g. the ferroelectric 
memristor [7] whose operation is entirely due to electron dynamics. Transition metal oxides 
(TMOs) are generally characterized by a high dielectric constant, which is a highly desirable 
feature towards high-density electronic integration. While RRAMs based on TMOs are nowadays 
considered as the most promising technology, they face many significant challenges, most notably 
Si microelectronics integration. On the other hand, the development of RRAM devices based on 
silicon-rich silica – SiOx (x < 2) – as studied in this article, can potentially result in cheap 
integration in silicon CMOS chips.  
This article is organized as follows. In Section 2, we discuss the current progress in RRAM device 
modelling and the main features of our simulator. In Section 3, we present a detailed description 
of the simulation framework. In section 4, we show results from the application of the simulator 
to TiN/SiOx/TiN RRAM structures. The results are analyzed and their significance is discussed. 
In section 5, we draw conclusions about the main results and the simulation work is general. 
2. RRAM SIMULATION: STATE-OF-THE-ART AND BEYOND 
Resistance switching in oxide RRAMs occurs via the electro-formation and rupture of a conductive 
filament (CF) [24], as oxygen vacancies are created and ions are redistributed in the oxide under 
the influence of the local electric field and temperature. Most work on RRAMs focuses on devices 
based on TMOs, as highlighted above. Moreover, previous RRAM simulation studies relied 
heavily on phenomenological modeling techniques (e.g. the resistor breaker network method) [14], 
[25] and two-dimensional approaches [9], [26]. These models do not determine in a self-consistent 
manner the electric fields and do not consider accurately the physics of device self-heating (heat 
generation and conduction).  
The drive to develop reliable simulation models for RRAMs is still strong, as illustrated by the 
continued increase in the number of publications on this topic (please see e.g. Refs. [25], [27]–
[30]). There is an interest in both developing advanced models – of analytical (e.g. Ref. [30]), 
circuit-based (e.g. Ref. [25]) and multi-physical (e.g. Ref. [27]–[29]) nature – and studying specific 
effects such as the crosstalk effect [27]. Continuous efforts are also made to understand further the 
physics of SiOx RRAM structures [31]. 
We utilize a recently developed three-dimensional (3D) kinetic Monte Carlo (KMC) simulator to 
investigate the behavior of SiOx RRAM memory cells. The novel aspects of our work lie in the 
advanced features of our simulator as well as in the focus on the less-studied but highly-interesting 
SiOx RRAM devices. Our modeling approach has unique capabilities that distinguish it from 
previously presented models [9], [14], [26]. Firstly, the simulator employs a powerful framework, 
considering electron-ion interactions to reconstruct realistically the electroforming and rupture of 
the CF in the 3D real space. Secondly, it couples in a self-consistent fashion time-dependent 
electron and oxygen ion transport (stochastic KMC) simulations to the local temperature and 
electric field 3D distributions, determined by solving the relevant physical equations. Thirdly, the 
simulator accounts accurately for the dynamic nature of the ion-vacancy generation process in 
SiOx, as detailed in [32]. Fourthly, the simulator accounts carefully for trapping dynamics and 
electron transport mechanisms in the oxide [33], [34]. Fifthly, the simulation work is supported by 
experimental studies by the authors demonstrating switching in SiOx RRAMs at room temperature 
(see e.g. Refs. [1], [35]). 
3. SIMULATION METHODOLOGY 
We study the SiOx-based structure shown in Fig. 1 [35]. The structure consists of a SiOx layer of 
thickness H=10nm sandwiched between two titanium nitride (TiN) contacts. The TiN plates in 
typical experimental devices have an area of 100μm×100μm [1]. In this study, we can limit this 
simulation study to a much smaller area (e.g. L×W=20nm×20nm), corresponding to a region 
containing e.g. a grain boundary. Indeed, experiments by the authors suggest the existence of only 
one dominating conductive filament per plate [1], in typical structures. The simulation framework 
involves the rigorous time-dependent coupling of electron and oxygen ion dynamics to the local 
temperature and electric field in the oxide volume. The flowchart shown in Fig. 2 illustrates the 
simulation procedure. Figure 3 illustrates the mechanisms governing electron transport in the 
oxide. The simulator is supported by experimental results obtained from SiOx RRAM devices [1], 
[35], as discussed before. The simulator employs a structure generation editor, which allows the 
building of a device structure of any arbitrary geometrical features and material composition. 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
Fig. 1. The simulated SiOx RRAM structure, with an oxide layer of thickness H=10nm sandwiched between two TiN 
contacts. While experimental devices have large areas (~100μm×100μm) [1], we can limit the simulations to a much 
smaller (Si-rich) area (e.g. L×W=20nm×20nm), where a grain boundary may be present. 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 2. The full simulation procedure, which involves the coupling of a KMC description of the electron and oxygen 
ion transport phenomena to the temperature and electric field distributions in the oxide volume, in a self-consistent 
manner. The simulator accounts carefully for the vacancy generation process. 
 
 
 
  
 
 
 
  
 
 
 
Fig. 3. The processes governing electron transport, as implemented in the simulator. They include trap-assisted 
tunneling processes [i.e. (i) electrode-trap, (ii) trap-trap, (iii) trap-electrode, and (iv) electron to the conduction band 
(CB) tunneling mechanisms], (v) Fowler-Nordheim tunneling mechanism, (vi) Poole-Frenkel emission (of an electron 
from a given trap to the CB), (vii) Schottky emission, and (viii) direct electron tunneling (from one contact terminal 
to another). 
3.1. Ion and Vacancy Dynamics 
The simulator allows the accurate study of resistance switching resulting from the electroformation 
and rupture of CFs. We us a stochastic kinetic Monte Carlo description to model the drifting and 
diffusion of ions between interstitial sites and oxygen vacancies, and ion-vacancy pair generation 
and recombination processes. The simulator solves for the oxygen ion transport equation given by: 
      
t
trn
RtrnVtrnD IGIII



,
,,


,                         (1) 
where nI and VI are the ion concentration and velocity, D is the diffusivity coefficient, and RG is 
the net rate of ionic generation. r

and t represent spatial position and time. The inclusion of 
vacancy dynamics is not important in the studied devices, considering the fact that the diffusion 
barrier of the vacancies is relatively high (4eV as compared to 0.3eV for ions). As the field and 
temperature distributions are updated regularly, relevant physical quantities are re-calculated, 
including the attempt-to-escape rate for oxygen to jump over the barrier Pg (ion-vacancy 
generation rate), and the probability of ion-vacancy recombination Pr:  
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where Ea is the formation energy, Er is the recombination barrier, γ is the contribution of the bond 
polarization to the local electric field E (with magnitude E), Cion is the ion concentration, T is the 
lattice temperature, kb is the Boltzmann constant, and e is the electronic charge. The generated ions 
move through lattice sites (including interstitials and vacancies), either by drifting with an average 
velocity VI (field and temperature-assisted ion hopping), or diffusing according to the related 
diffusion constant D. Ions drift or diffuse according to probabilities Pdr and Pdf given by: 
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leading to average velocities and diffusion constants given by:  
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where a is the lattice constant and Em is the oxygen migration barrier. The values of relevant 
parameters are summarized in Table 1, which are collected from selected publications including 
[36] and [37].  
For the reliable modelling of switching in SiOx RRAM devices, the process of vacancy generation 
through bond breakage needs to be carefully accounted for. Extensive data related to bond 
breakage and breakdown in silica has been collected, as reported in Ref. [36]. Two sets of values 
have been suggested for the activation energy (Ea) and the ‘contribution of the bond polarization 
to the local electric field’ parameter (γ): (i) Ea=1eV and γ=7eÅ, and (ii) Ea=2eV and γ=13eÅ. Both 
data sets (i) and (ii) give a breakdown field of ~15 MV/cm. We use the vacancy generation model 
reported by the authors in Ref. [32]. In this model, a generation event produces an oxygen vacancy 
and a negatively charged oxygen interstitial ion O2-. The generated ion moves rapidly through the 
oxide layer (with a migration barrier of around 0.3eV), as discussed in previous experimental work 
[37]. While the normal generation process data are used in SiO2 (Ea=1eV and γ=7eÅ), Ref. [32] 
describes how neutral oxygen vacancies occupied by two electrons result in lowering Ea (<1eV ; 
~0.7eV) and enhancing the generation rate in defect-rich areas. The recombination process is 
assumed to be the exact reverse process of the generation mechanism with a recombination rate Pr 
= Cion Pg, where Cion is the relative concentration indicating the presence (Cion =1) or absence (Cion 
=0) of an ion at a vacancy site. As is the standard practice (see e.g. Ref. [38]), recombination only 
occurs if the vacancy (positive or neutral) is depleted of electrons to satisfy charge conservation. 
 
 
 
 
Table 1. The main parameters used in the simulations, which are collected from selected publications including [36] 
and [37]. 
 
 
  
 
 
 
 
3.2. Electron Transport 
The processes governing electron transport in oxide-based RRAM devices, as considered in this 
work, are summarized in Fig. 3. These include the trap-assisted tunneling (TAT) processes (i.e. 
electrode-trap, trap-trap, trap-electrode, and trapped electron to the conduction band (CB) 
tunneling mechanisms), the Fowler-Nordheim tunneling mechanism, Poole-Frenkel emission (of 
an electron from a given trap to the CB), Schottky emission, and direct electron tunneling (from 
one contact terminal to another) [33]. Careful consideration of TAT tunneling is especially 
necessary for the accurate updating of the occupancy of the traps. In this work, we apply a KMC 
algorithm to track down the trapped electron population in the oxide and update the occupancy of 
traps, instead of using the simpler current solver described in Ref. [9]. Below is a discussion of the 
dominating transport mechanisms, including trap-assisted tunneling. Other mechanisms are 
thoroughly discussed in literature (see e.g. Ref. [33]). 
1) Trap-trap tunneling: This is an important mechanism for electric conduction in relatively thick 
oxide layers, as considered here (see e.g. Ref. [33] for more information). Consider two trap states 
located at a distance R apart, with energies E1 and E2. In the case “W= E1–E2> 0”, an electron hops 
from vacancy (1) to vacancy (2) by the emission of phonons with a total energy W=pћω, with a 
hopping rate R1–2: 
𝑅1−2 = 𝑓0 exp (−
2𝑅
𝜉
) 𝑓1 (1 − 𝑓2),                         (8) 
where f0 is the vibration frequency, ξ is the localization length, f1 and f2 are the trap occupancies 
for the left and right traps respectively, and ћ is the reduced Planck’s constant. Hopping from trap 
(2) to trap (1) is accompanied by the absorption of phonons (a total energy W=pћω), with a rate 
R2–1: 
𝑅2−1 = 𝑓0 exp (−
2𝑅
𝜉
) 𝑓2 (1 − 𝑓1) exp(−𝑊/𝑘𝑏𝑇)                (9) 
2) Electrode-trap tunneling: Electric current flow through the contacts occurs mainly via two 
mechanisms, as illustrated in Fig. 3: electrode-trap (ET) and trap-electrode (TE) tunneling. The 
tunneling from an electrode into a trap and the reverse process of emission of trapped electrons 
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: formation energy     1eV 
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r
: recombination barrier               1eV 
 E
m
: Oxygen migration barrier    0.3eV 
 a: Lattice constant     5Å 
 γ: contribution of the bond polarization    7eÅ 
 to the local electric field 
into the electrode are described as a multi-phonon assisted tunneling process. The tunneling rates 
(to or from trap position zT) are given by:  
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where  Ee is the tunneling electron energy, N is the density of states in the electrode, F is the Fermi-
Dirac distribution function, TET and TTE are the transmission coefficients, and cET and cTE denote 
the corresponding electron-phonon scattering rates, as detailed in Ref. [33]. In this work, TET and 
TTE are calculated using the Wentzel-Kramers-Brillouin (WKB) approximation, as follows: 
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where zE is the electrode position, m* is the effective oxide mass (~0.42m0 for SiO2), and EC is the 
conduction band. 
3) Trap levels: To model accurately electron transport via trap-assisted tunneling, we need to 
employ reliable energy levels for the different traps that are presented in the oxide. The types and 
details of the traps contributing to trap-assisted tunneling in SiOx are described in Ref. [34]. In 
principle, any trap type (positively charged, neutral or negatively charged) can contribute to trap-
to-trap hopping and other TAT mechanisms. Albeit, the rate can vary significantly with trap energy 
levels. Considering the thermal ionization energies ET for each trap type (5eV for a positive 
vacancy, and 3.37eV for a neutral vacancy), the neutral oxygen vacancy is the defect assisting the 
electron TAT in silica, as highlighted in Ref. [34]. This is in contrast to HfOx, where positive 
oxygen vacancies (ET=1.4–2.4eV) assist the electron TAT mechanisms [34]. 
4) Other mechanisms: Considering the relatively thick oxide layer (>10nm), the probability of 
direct tunneling between the two electrodes is extremely low. At high applied biases, direct 
tunneling merges into the Fowler-Nordheim tunneling. These mechanisms are also modelled 
within the WKB approximation. As discussed in Ref. [33], these effects are only important when 
the conduction band offset (CBO) is very small, which is not the case for the TiN/SiOx/TiN 
structure studied here. Poole-Frenkel mechanisms start to visibly contribute to transport if large 
electric fields are applied [33]. In the simulated devices, Poole-Frenkel events are relatively rare 
considering the depth of the traps. 
3.3. Self-Consistent Fields and Self-Heating 
As the positions of charged particles (electrons at traps and oxygen ions) are followed in time (and 
vacancies are created or destroyed), the local electric potential   is updated in a self-consistent 
manner using the corresponding local charge densities, by employing an in-house 3D Poisson’s 
equation solver developed by the authors. The simulator is efficiently designed to minimize 
computational time, which can be high due to the differences (up to few orders of magnitude) in 
the time scales between the ionic and electron transport phenomena [39]. The simulation 
framework uses an adaptive field-adjusting time, allowing accurate self-consistent field coupling 
with a minimized computational cost. In this scheme, Poisson’s equation is only solved when there 
is an event that leads to a change in the local charge density (e.g. an electron hopping/TAT event 
or an ion hopping event). The electric field is simply related to the local potential   via the 
relationship E

. Simultaneously, temperature rise due to self-heating is calculated by the 
resolution of the time-dependent heat diffusion equation (HDE) 
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employing an advanced numerical solver. In equation (14), T and g are the temperature and thermal 
power density (heat generation), respectively, and κ is the thermal conductivity. C and ρ are the 
specific heat capacity and material density, respectively. The contributions of ion and electron 
dynamics to heat generation are determined by the dot product of the local field and current density 
vectors EJ

 , assuming Joule heating is the dominant mechanism for dissipation. As in the 
standard practice in time-dependent stochastic (Monte Carlo) simulations, the local current density 
is also updated regularly, as ions and electrons move and vacancies are created or destroyed in the 
oxide. 
3.4. Kinetic Monte Carlo Algorithm: Motivation and Application  
In our previous publication [32], we highlighted the importance of trapping and electron-ion 
interactions in influencing the vacancy generation processes in SiOx. To model such processes, it 
is important to track down the real occupancy of each trap in time, which can only be achieved 
using direct solvers based on the stochastic KMC algorithm, not just for ions, but also for electrons. 
In this case, steady-state models are not best suited for studied SiOx RRAM devices.    
1)  KMC algorithm for ions: The simulator constructs the device geometry by assuming a 3D 
matrix of SiO2 molecules and (initial) oxygen vacancies at lattice sites, sandwiched between two 
contacts where Dirichlet boundary conditions are imposed. Ion-vacancy generation events are 
selected (in time) according to the probability Pg using random numbers. As ions are generated, 
they move from one lattice point to another neighbouring lattice point, which can be either a 
vacancy or an interstitial, or to one of the electrodes. The trajectory of a moving ion is selected 
using the KMC algorithm, by building cumulative drifting and diffusion probability (Pdr and Pdf) 
ladders (considering all possible neighboring lattice sites and/or electrodes) and using a random 
number to choose the subsequent destination of each ion. Similar to the generation process, an ion-
vacancy recombination process is selected randomly according to probability Pr. 
2)  KMC algorithm for electrons: Similar to the ion KMC algorithm, we model electron 
movements according to the hopping and tunneling rates given by equations (8)–(13). For each 
electron in the oxide layer, we build a cumulative hopping and tunneling rate ladder including all 
possible destinations (vacancies or electrodes). The final destination is selected from the ladder 
using a random number. Furthermore, electrons are injected from the electrodes (to occupy a 
vacancy or tunnel through) using the same cumulative ladder approach, considering rates from 
equations (10)–(13). 
4. RESULTS AND DISCUSSION 
First, we discuss how the experimental studies of the SiOx RRAM devices guide the simulation 
work. Then, we validate and illustrate the capabilities of our simulator by studying the 
corresponding structures. Finally, we discuss the importance of 3D KMC modelling and self-
heating, and show how the initial concentrations of intrinsic traps can affect resistance switching.  
4.1.  Experimental Characteristics 
Figure 4 demonstrates the operation of SiOx RRAMs by showing an example of experimental I−V 
characteristics, for a typical TiN/SiOx/TiN structure. The I–V curve demonstrates a typical unipolar 
mode of resistance switching. Electroforming and set processes are obtained by sweeping the 
devices and applying the current compliance to prevent hard breakdown. The reset process occurs 
in the same polarity at voltages lower than the set voltage, by removing the current compliance 
and allowing the higher current to pass through the device. Our structures include defect/Si-rich 
regions, which in general facilitate the creation of CFs, by allowing lower forming/set biases, as 
compared to pristine structures. Previously (experimentally) studied metal-free poly-Si/SiOx/Si 
structures [1] showed similar behavior. Also, many studied experimental devices showed surface 
oxygen bubbles at the anode related to oxygen emission during operation [35]. The results lead to 
the conclusion that switching is an intrinsic property of the SiOx layer, and SiOx RRAMs do not 
require the diffusion of metallic ions (which can affect adversely the surrounding devices), and 
confirm that including the metallic diffusion in our model is not necessary. Also, as compared to 
pristine SiO2 structures, the existence of Si-rich regions minimizes the possibility of hard 
breakdown and hence irreversible ON (low resistance) / OFF (high resistance) state transitions. In 
Ref. [1], the authors reported a resistance contrast of at least 104, for at least 120 hours of RRAM 
OFF/ON cycling. 
 
 
 
 
 
 
 
Fig. 4. Experimental I−V characteristics of a typical SiOx RRAM structure, for unipolar switching. 
4.2. Time-to-Failure Tests 
The first step in verifying our KMC simulator model is to reconstruct established data related to 
time-to-failure (TF) in thin layers, based on pristine silica and (for the sake of comparison) hafnia. 
For this purpose we employ the vacancy generation parameters described in the work by 
McPherson et al. [36]; the activation energy and field acceleration parameter for SiO2 (HfO2) are 
taken to be 1eV (1.55eV) and 3.5cm/MV (15.4cm/MV), respectively. Figure 5 shows the variation 
of the TF with the applied electric field, at 300K, as obtained from our simulations (for a 10nm 
oxide structure) and published results in Ref. [36]. As can be observed, very good agreement is 
obtained for both material systems. 
 
 
 
 
 
 
Fig. 5. Time-to-failure using our model, and the data/parameters presented in [36], for both SiO2 and HfO2. 
4.3.  Simulated Characteristics 
Figure 6(a) shows the I−V characteristics (bipolar mode) of an RRAM device with an oxide volume 
H×L×W=10nm×50nm×50nm. Figure 6(b) shows the corresponding variation of the peak 
temperature in the oxide. In the simulations, we use a bias ramping rate of 0.2V/µs. Clearly, the 
memristive nature of the RRAM I−V characteristics is correctly captured, distinguishing the three 
different operating regimes: the electroforming process (where the CF is created), and the 
subsequent set and reset processes, matching the trends observed in our experiments [1]. As can 
be seen from Fig. 6(b), the peak temperatures follow a similar trend to the currents. The peak 
temperature reaches relatively high values (~470K) after the formation of the CF, when the device 
operates at a low-resistance state (LRS). It is noteworthy that the I−V characteristics calculated in 
this paper are from the first cycle after the forming of the conductive filament. Due to the stochastic 
nature of charge transport in the device, the I−V characteristics (and hence the resistance of the 
LRS and high-resistance state (HRS)) vary from one cycle to another [35], [38], and depend 
significantly on the bias ramping rate, as discussed in Ref. [9]. Also, as discussed in Ref. [40], 
memristors exhibit a stochastic behavior and that their switching depends strongly on the wait 
time. The stochastic nature of transport is very well captured by the KMC approach [9]. Fig. 6(c) 
shows the LRS and HRS resistances for the first 5 cycles, during the set process. While fluctuations 
are observed in the LRS and HRS resistances, a resistance contrast ratio nearing 10 is maintained 
at the fifth cycle. The dependence of the I−V characteristics on the number of testing cycles was 
illustrated experimentally by the authors in Ref. [35] (for up to 150 cycles); the results show that 
a contrast ratio of more than a 100 is maintained after 150 cycles, despite the visible fluctuations 
in the resistance at both the LRS and HRS. 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. (a) The I–V characteristics, (b) variation of the peak temperature with bias, and (c) the LRS and HRS resistances 
for 5 cycles (during the set process), for a device with an arbitrary initial oxygen vacancy population. The compliance 
limit for the current is 10-6 A. The bias ramping rate is 0.2V/µs. 
To demonstrate heat conduction, we show in Fig. 7 the 3D spatial distribution of temperature in 
the oxide, at various switching stages: as the CF is created during the electroforming step, ruptured 
in the reset step, and recreated in the set step. In general, the peak temperature is located in the CF. 
However, the temperature can still be high outside the CF as heat diffuses to other areas of the 
device. Indeed, the self-heating phenomenon has a significant effect on transport, particularly 
during the electroforming process and at the ON state. Despite the relatively low current flow 
between the two device terminals (and the corresponding low power dissipation), the peak 
temperature reaches ~450K at the ON state. In this type of structure, device heating (manifested 
by high operating temperatures) must not be neglected for two different reasons: 1) the elevated 
values of the current densities through the various percolation paths in the CF, and 2) the relatively 
low thermal conductivity of SiOx. 
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Fig. 7. Example of 3D temperature distributions in the oxide volume, taken to illustrate the heat conduction 
phenomenon at different switching stages. The results are from a device with an arbitrary initial oxygen vacancy 
population. 
Fig. 8 shows the variation of the local peak temperature with time, illustrating the dynamic nature 
of heat flow, for different biasing conditions: (i) at a low bias before the forming of the CF, (ii) at 
a high bias where individual vacancies start to form, and (iii) at around the forming bias where a 
continuous generation of vacancy-ion pairs occurs leading to the CF creation. Fig. 8 shows very 
short spikes in temperature, resulting from the ionic currents occurring when vacancy-ion pairs are 
created, moving relatively quickly to the anode. At a low bias, the temperature is ~300K, as the 
device current is very low. The peak temperature starts to increase in a modest fashion, as bias is 
increased and more vacancies (conductive channels) are generated. At a high bias, before the 
forming of the CF, several vacancy-ion pairs are generated but the overall temperature stays low, 
as no fully-formed conductive paths are present between the two electrodes. At around the forming 
bias and as time progresses, more vacancies are created, and the average peak temperature 
increases gradually due to the presence of more vacancies facilitating electron transport via trap-
assisted tunneling. The peak temperature reaches a maximum value when the conductive filament 
is completely formed. 
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Fig. 8. Variation of the peak temperature with time, as bias is increased (from top to bottom) leading to the creation 
of the conductive filament. 
4.4.  Impact of Intrinsic Defects 
We compare switching in two different structures: (i) a SiO2 device having a very low initial 
concentration of oxygen vacancies and (ii) a SiOx structure with a Si-rich (high initial 
concentration) volume. Figs. 9 and 10 show the vacancy distributions for both structures, as the 
applied bias voltage is ramped up and the conductive filament is formed. For the SiO2 structure, 
very few ion-vacancy pairs are created when a low bias is applied (e.g. 0.2V). As we increase the 
applied bias, more vacancies are created, resulting in the appearance of filament seeds (e.g. 6V). 
These filament seeds grow visibly when increasing the bias, and at ~7V, an accelerated generation 
of vacancies takes place, resulting in the formation of a complete CF, which bridges both device 
contacts. The same process occurs for the Si-rich structure, but the filament creation occurs at 
lower biases. This is because (as explained in section 3.1) as neutral oxygen vacancies occupied 
by two electrons result in lowering the activation energy for ion-vacancy generation Ea, defect-
rich areas (e.g. in the form of perpendicular columns – as discussed in Ref. [1]) facilitate the 
creation of a CF at lower applied biases. For the SiO2 structure, higher forming biases increase the 
possibility of hard breakdown and hence irreversible ON/OFF transitions. Figs. 9 and 10 illustrate 
how conductive filaments are of a three-dimensional nature. This stresses the need for the 
development and use of three-dimensional simulation models, to study accurately the RRAM 
switching behaviour. 
 
 
  
 
 
 
 
 
 
 
 
Fig. 9: Vacancy distributions for the pristine (‘SiO2’) structure with a low initial concentration of vacancies, as we 
increase the bias until the CF is formed (~7V). The figure labeled ‘CF’ illustrates the strongest percolation paths, 
which are identified using Dijkstra algorithm. 
 
 
 
 
 
 
 
 
 
 
Fig. 10: Vacancy distributions as the bias is ramped up, to create the CF in the silicon-rich silica structure incorporating 
a defect-rich volume in the form of a column. 
5. CONCLUSION 
We employed a three-dimensional electrothermal KMC simulator to explore switching in RRAM 
devices based on silicon-rich silica. The results reinforced the hypothesis that switching is an 
intrinsic property of the SiOx layer, as a result of the forming and rupture of conductive filaments 
in the highly sub-stoichiometric oxide. We demonstrated the important role of self-heating effects 
and the initial oxygen vacancy distributions acting as precursors for switching. We also discussed 
the need for three-dimensional physical simulators, and their necessity for a reliable and correct 
prediction of the switching phenomena. In general, the developed simulator allows us to provide 
new insight into RRAM device physics, and offers design and optimization capabilities with regard 
to the reliability and variability of devices and circuits based on resistive memory. 
0.2V 6V 6.4V 
6.8V 7V CF 
0.2V 1V 2V 
3V 4.2V 
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